This can be a Unique sort of examine cycle implicitly resolved on the interrupt controller, which returns an interrupt vector. The 32-bit handle discipline is ignored. One doable implementation will be to create an interrupt admit cycle on an ISA bus using a PCI/ISA bus bridge. You bought two tickets https://nathanlabsadvisory.com/adgm-data-protection-regulation-compliance/